Xilinx 7-series Architecture
PIPs
Database Development Process
Output File Formats
Configures the PRECYINIT mux which provides CARRY4’s first carry chain input