Xilinx 7-series Architecture
PIPs
Database Development Process
Output File Formats
Configures the NDI1MUX mux which provides the DI1 input on CLB RAM.
Available selections varies by A/B/C/D, see db for details.